Rev.1.2



# **FEATURES**

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:

洲

Silicon Content Technology

科

技

- Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
- Device HBM ESD Classification Level H2
- Device CDM ESD Classification Level C5
- Wide Input Range: 3V-40V
- With up to 45V Transient Input Voltage
- Maximum Output Current: 200mA
- Output Voltage: 1.215V~25V
- Output Voltage Accuracy:
  - ➤ T」= 25°C : ±1%
  - ➤ T<sub>J</sub>= -40°C~ 150°C : ±2%
- Ultra-Low Quiescent Current: 2.6µA
- Low Dropout Voltage :
- 270mV at 200mA load current
- Support Output Capacitors Range:
  - ➢ 3.3uF~220uF
  - Low-ESR: 0.001Ω~ 5 Ω
- 1.6ms Internal Soft-start Time
- Current Limit Protection with VIN\_HIGH Control
- Precision Enable Threshold for Programmable Input Voltage Under-Voltage Lock Out Protection (UVLO) Threshold and Hysteresis
- Over-Temperature Protection
- Available Package: TDFN3X3-8

## APPLICATIONS

- Automotive Head Units
- Headlights
- Body Control Modules
- Inverter and Motor Controls

## DESCRIPTION

The SCT71402Q series products is a low-dropout linear regulator designed to operate with a wide input-voltage range from 3V to 40V and 200mA output current with enable control. The SCT71402Q series products is stable with 3.3uF~220uF output capacitors, and 10uF ceramic capacitor is recommended.


Only 2.6-µA typical quiescent current at light load makes the SCT71402Q series products ideal choices for portable devices with battery power supply and an optimal solution for powering microcontrollers (MCUs) and CAN/LIN transceivers in always-on systems.

The SCT71402Q series products integrated short-circuit and overcurrent protection with VIN\_HIGH Control feature, which makes the device more reliable during transient high-load current faults or shorting events.

The SCT71402Q series products provide adjustable output voltage which can adjust the output voltage from 1.215V to 25V.

The SCT71402Q series products is available in TDFN3X3-8 package, for other package options, please contact SCT sales.

## **TYPICAL APPLICATION**





## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Release to production.

Revision 1.1: Update the ELECTRICAL CHARACTERISTICS.


Revision 1.2: Update DEVICE ORDER INFORMATION, TAPE AND REEL INFORMATION and THERMAL INFORMATION.

# **DEVICE ORDER INFORMATION**

Orderable Device	Output Voltage	Package	Package Marking	PINS	Transport Media, Quantity
SCT71402A00QDTBR	Adjustable	TDFN3x3-8	2A00Q	8	Tape & Reel, 5000



# **PIN CONFIGURATION**



## **PIN FUNCTIONS**

NAME	PIN NUMBER TDFN3x3-8	PIN FUNCTION
VIN	1	Input voltage pin
EN	2	Enable input pin
NC	3,6,7	No connection
GND	4	Ground reference pin
FB	5	Feedback Input for Output Adjustable Version
VOUT	8	Regulated output voltage pin



# **RECOMMENDED OPERATING CONDITIONS**

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	МАХ	UNIT
VIN	Input voltage range	3	40	V
Vout	Adjustable Output Version	1.215	25	V
VEN	Enable input voltage	0	VIN	V
CIN	Input capacitor	2.2		uF
Соит	Output capacitor	3.3	220	uF
ESR	Output capacitor ESR requirements	0.001	5	Ω
T <sub>A</sub>	Operating ambient temperature	-40	125	°C
TJ	Operating junction temperature	-40	125	°C
VIN	Input voltage range	3	40	V

# **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range unless otherwise noted (1)

PARAMETER	DEFINITION	MIN	МАХ	UNIT
VIN	Maximum input voltage range	-0.3	45	V
Vout	Maximum output voltage range	-0.3	25	V
VEN	Maximum enable input voltage	-0.3	Vin	V
VFB	Maximum feedback pin voltage	-0.3	5.5	V
T <sub>J</sub> <sup>(2)</sup>	Junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

(2) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

# **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
N/	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins <sup>(1)</sup>	-5	+5	kV
Vesd	Charged Device Model(CDM), per ANSI-JEDEC-JS-002- 2014 specification, all pins <sup>(2)</sup>	-2	+2	kV

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



# THERMAL INFORMATION

The value of  $R_{\theta JA}$  and  $R_{\theta JC}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. Because they were simulated in accordance with JESD 51-7. They do not represent the performance obtained in an actual application. For design information see Power Dissipation and Thermal Performance section.

The value of  $R_{\theta JA_EVM}$  is the tested results based on our EVM, and is more useful for thermal design. Even if it still do not represent the thermal performance of customer's PCB design, but it was a good starting point for thermal performance design.

The PCB information of our EVM: 4-layer, both the inner and outer layers are 1oz Cu, 50mm x 30mm size.

The values given in this table are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB), thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the device. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual values of the below table.

PARAMETER	THERMAL METRIC	TDFN3X3-8	UNIT
R <sub>0JA</sub>	Junction to ambient thermal resistance	53.28	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.77	
$\Psi_{JB}$	Junction-to-board characterization parameter 15.58		°C/W
RejCtop	Junction to case thermal resistance	78.32	
R <sub>0JA_EVM</sub>	junction to ambient thermal resistance	35.64	

(1)  $R_{\theta JA}$  is junction to ambient thermal resistance, based on JESD51-7.

(2)  $R_{BJC}$  is junction to case thermal resistance, based on JESD51-7.

(3)  $R_{\theta JA EVM}$  is junction to ambient thermal resistance, which is tested on SCT EVM.



# **ELECTRICAL CHARACTERISTICS**

VIN=VOUT+1V, COUT=10uF, TJ= -40°C~125°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	ΤΥΡ	MAX	UNIT
Power Sup	ply					
VIN	Operating input voltage		3		40	V
	V <sub>IN</sub> UVLO Threshold	V <sub>IN</sub> rising		2.5	2.81	V
Vuvlo	Hysteresis			30		mV
		EN=0, V <sub>OUT</sub> =3.3V, V <sub>IN</sub> =4.3V		0.29		μA
ISHDN	Shutdown current from VIN pin	EN=0, V <sub>OUT</sub> =5V, V <sub>IN</sub> =6V		0.43		μA
		EN=0, V <sub>OUT</sub> =3.3V/5V, V <sub>IN</sub> =12V		0.7		μA
		EN float, no load, V <sub>IN</sub> =V <sub>OUT</sub> +1V		2.6		μA
lq	Quiescent current from GND pin	EN float, no load, V <sub>IN</sub> =12V		2.7		μA
Regulated	Output Voltage and Current		1			
.,		T <sub>J</sub> = 25°C	-1%		1%	
Vout	Output voltage accuracy	T <sub>J</sub> = -40°C~125°C	-2%		2%	
ΔVουτ	Line regulation	V <sub>IN</sub> =3V to 40V, lout=1mA,OUT=FB		1	10	mV
2.001	Load regulation	lout=1mA to 200mA, OUT=3.3V		10	20	mV
VREF	Reference voltage of FB	TJ= 25°C	1.202	1.215	1.227	V
		$T_{J}$ = -40°C~125°C	1.191	1.215	1.239	
		V <sub>IN</sub> =V <sub>OUT</sub> -0.1V ,lout =100mA		117		mV
VDROP	Dropout voltage <sup>(1)</sup>	VIN=VOUT-0.1V ,lout =150mA		190		mV
		V <sub>IN</sub> =V <sub>OUT</sub> -0.1V ,lout =200mA		270		mV
Іоит	Output current	Vout in regulation	0		200	mA
Isc_vinlow	Short current limit	Vout=0V, VIN<30V	330	400	470	mA
I <sub>SC_VINHIGH</sub>	Short current limit	V <sub>OUT</sub> =0V, VIN>30V		260		mA
		Iouτ=10mA, f=1kHz, Couτ=10μF		53		dB
PSRR	Power supply rejection ratio <sup>(2)</sup>	Ιουτ=10mA, f=10kHz, Coυτ=10μF		35		dB
		I <sub>OUT</sub> =10mA, f=100kHz, C <sub>OUT</sub> =10μF		43		dB
Enable and	l Soft-startup	·	•			•
V <sub>EN_H</sub>	Enable high threshold			1.47		V

V <sub>EN_H</sub>	Enable high threshold		1.47	V
V <sub>EN_L</sub>	Enable low threshold		1.27	V
$V_{\text{EN}_{\text{Hys}}}$	Enable threshold hysteresis		200	mV
IEN_0V	Enable pin pull-up current	EN=0V	0.35	μA
Tss	Soft-start time		1.6	mS

#### **Thermal Protection**

Taa	Thermal shutdown threshold <sup>(3)</sup>	T <sub>J</sub> rising	175	°C
ISD		Hysteresis	12	°C

(1) The dropout voltage is defined as  $V_{IN}$ - $V_{OUT}$ , when force  $V_{IN}$  is 100mV below the value of  $V_{OUT}$  for  $V_{IN}$ = $V_{OUT(NOM)}$ +1V.

(2) PSRR is derived from bench characterization, not production test.

(3) Thermal shutdown threshold is derived from bench characterization, not production test.



# **TYPICAL CHARACTERISTICS**




Figure 1. Quiescent Current vs Output Current




Figure 3. Quiescent Current vs Ambient Temperature




Figure 5. Output Voltage vs Ambient Temperature at VOUT=5V




Figure 2. Quiescent Current vs Input Voltage, No load





Figure 4. Dropout Voltage vs Output Current







# **TYPICAL CHARACTERISTICS (continued)**




Figure 7. Output Voltage vs Output Current




Figure 9. Output Current Limit vs Ambient Temperature at VIN<30V




Figure 8. Shutdown Current vs Ambient Temperature





Figure 10. Output Current Limit vs Ambient Temperature at VIN≥30V



**TYPICAL CHARACTERISTICS (continued)** 






Figure 13. PSRR vs Frequency at lout=10mA, Cout=10uF




Figure 15. PSRR vs Frequency at lout=10mA, Cout=22uF








Figure 12. PSRR vs Frequency at lout=100mA, Cout=4.7uF











# FUNCTIONAL BLOCK DIAGRAM




Figure 17. Functional Block Diagram



# **OPERATION**

#### Overview

The SCT71402Q series products are 200mA wide input voltage range linear regulators with very low quiescent current. These voltage regulators operate from 3V to 40V DC input voltage with supporting 45V transient input voltage and consume 2.6µA quiescent current at no load.

The SCT71402Q series products is stable with 3.3uF~220uF output capacitors, and 10uF ceramic capacitor is recommended. An internal 1.6ms soft-start time avoids large inrush current and output voltage overshoot during startup.

The SCT71402Q series products also provide enable control. Other protection features include the VIN input undervoltage lockout, over current protection and output hard short protection with VIN\_HIGH Control feature, which makes the device more reliable during transient high-load current faults or shorting events. And thermal shutdown protection.

The SCT71402Q series products provide adjustable output version which can adjust the output voltage from 1.215V to 25V with 1% output voltage accuracy at room temp and 2% output voltage accuracy over operating conditions. The series products are available in TDFN3X3-8 packages.

If you need a new output voltage version or a new package option, please feel free to contact SCT sales.

#### Enable and Under Voltage Lockout Threshold

The SCT71402Q series products is enabled when the VIN pin voltage rises above 2.5V and the EN pin voltage exceeds the enable threshold  $V_{EN_H}$ . The device is disabled when the VIN pin voltage falls below 2.5V or when the EN pin voltage is below  $V_{EN_L}$ . Internal pull up current source to EN pin allows the device enable when EN pin floats.

For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) from VIN to GND shown in Figure 17. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$VIN_{rise} = V_{EN_{-H}} * \frac{R1 + R2}{R2} \tag{1}$$

$$VIN_{hys} = (V_{EN_{-}H} - V_{EN_{L}}) * \frac{R1 + R2}{R2}$$
(2)

Where

 $\mathsf{VIN}_{\mathsf{rise}}$ : Vin rise threshold to enable the device

VIN<sub>hys</sub>: Vin hysteresis threshold

 $I_1=0.35uA$  and could be neglected in the calculation

 $V_{EN_H}=1.47V$ 

V<sub>EN L</sub>=1.27V



1.5V or 1.22V

EN

l<sub>1</sub> 0.27μΑ

VIN

EN

R1

Figure 18. System UVLO by enable divide

#### **Regulated Output Voltage**

The SCT71402Q series products provide adjustable output version which can adjust the output voltage from 1.215V to 25V. When the input voltage is higher than  $V_{OUT(NOM)}+V_{DROP}$ , output pin is the regulated output based on the selected voltage version. When the input voltage falls below  $V_{OUT(NOM)}+V_{DROP}$ , output pin tracks the input voltage minus the dropout voltage based on the load current. When the input voltage drops below UVLO threshold, the output keeps shut off.

Please feel free to contact SCT sales, if you need a new output voltage version or a new package option.

#### **Over Current Limit and Foldback Current Limit**

# SCT71402Q Series

The SCT71402Q series products has an internal current limit circuit that protects the regulator during transient highload current faults or shorting events. The current limit is 400mA when VIN<30V, but SCT71402Q supplies a foldback current limit 260mA when VIN>30V.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the regulator begins to heat up because of the increase in power dissipation. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition persists, the device cycles between current limit and thermal shutdown.

With the over current foldback limit feature, the SCT71402Q series products would be more robust and safer when over current faults and shorting events occur. But it also requires the maximum loading current should be smaller than Isc during startup. The characteristic is shown in the following figure.




Figure 19. Current Limit with Foldback Feature

### **Internal Soft-Start**

The SCT71402Q series products integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 0.6V reference voltage in 1.6ms. If the EN pin is pulled below 1.22V, LDO will be shut off and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

Below figure shows the startup waveform at small output capacitor and large output capacitor. When output capacitor is small, for example 10uF, the slope of VOUT is limit by soft-start. When output capacitor is large, for example 100uF, the slope of VOUT is limited by current limit ( $I_{SC_VINLOW}$ ) at VIN<30V, and the slope of VOUT is limited by current limit ( $I_{SC_VINLOW}$ ) at VIN<30V, and the slope of VOUT is limited by current limit ( $I_{SC_VINLOW}$ ) at VIN<30V, and the slope of VOUT is limited by current limit ( $I_{SC_VINLOW}$ ) at VIN<30V.

In SCT71405 series products, typical Tss is 1.6ms, and typical I<sub>SC\_VINLOW</sub> is 400mA and typical I<sub>SC\_VINHIGH</sub> is 260mA, could use the following formula for initial startup time calculation.




Figure 20. Soft-start Waveform vs Output Capacitor

#### Thermal Shutdown



This device incorporates a thermal shutdown ( $T_{SD}$ ) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the  $T_{SD}$  trip point. The junction temperature exceeding the  $T_{SD}$  trip point causes the output to turn off. When the junction temperature falls below the  $T_{SD}$  trip point minus thermal shutdown hysteresis, the output turns on again.



# **APPLICATION INFORMATION**

## **Typical application 1:**




Figure 21. SCT71402Q Typical Application Schematic

Design Parameters			
Design Parameters	Example Value		
Input Voltage	12V Normal, 3V~40V		
Output Voltage	5V Normal, 1.215V~25V		
Maximum Output Current	200mA		
Output Capacitor Range (C2)	3.3uF~220uF , recommends 10uF		
Input Capacitor Range (C1)	>2.2uF , recommends 10uF		

**Typical application 2:** 




Figure 22. SCT71402Q Typical Application Schematic with Reverse Polarity Diode



Design Parameters			
Design Parameters	Example Value		
Input Voltage	12V Normal, 3V~40V		
Output Voltage	5V Normal, 1.215V~25V		
Maximum Output Current	200mA		
Output Capacitor Range (Cout)	3.3uF~220uF , recommends 10uF		
Input Capacitor Range (C <sub>IN</sub> )	>2.2uF , recommends 10uF		

Destaux Devenue etema

In some applications, the VIN and the VOUT potential might be reversed, possibly resulting in circuit internal damage or damage to the elements. For example, the accumulated charge in the output pin capacitor flowing backward from the VOUT to the VIN when the VIN shorts to the GND. In order to minimize the damage in such case, use a capacitor with a capacitance less than  $220\mu$ F. Also by inserting a reverse polarity diode in series to the VIN, it can prevent reverse current from reverse battery connection or the case, when the point A is short-circuited GND. If there may be any possible case point B is short-circuited to GND, we also recommend using a bypass diode between the VIN and the VOUT.

### **Typical application 3:**




Figure 23. SCT71402Q Typical Application Schematic with Large Output Capacitor

Design Parameters				
Design Parameters	Example Value			
Input Voltage	12V Normal, 3V~40V			
Output Voltage	5V Normal, 1.215V~25V			
Maximum Output Current	200mA			
Output Capacitor Range (COUT1 and ESR)	3.3uF~220uF with ESR=0.5Ω~5Ω			
Output Capacitor Range (COUT2)	recommends 10uF with low ESR			
Input Capacitor Range (C <sub>IN</sub> )	>2.2uF , recommends 10uF			



## **Output Voltage**

The output voltage is set by an external resistor divider R1 and R2 in typical application schematic. Recommended R2 resistance is  $100K\Omega$ . Use equation 4 to calculate R1.

$$R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) * R_2 \tag{4}$$

where:

• V<sub>REF</sub> is the feedback reference voltage, typical 1.215V

Vout/V	COUT/uF	Cf/pF	R1/KΩ	R2/KΩ	COUT1/uF (optional)	ESR/Ω
1.8	33	68	48.7	100	220	1
2.5	33	33	105	100	220	1
3.3	15	22	174	100	220	1
5	15	10	309	100	220	1
12	15	3.3	887	100	220	1

## Table 1: Compensation Values for Typical Output Voltage/Capacitor Combinations

### Input Capacitor and Output Capacitor

SCT recommends adding a 2.2µF or greater capacitor with a 0.1µF bypass capacitor in parallel at VIN pin to keep the input voltage stable. Aluminum electrolytic capacitor or other capacitor with high capacitance is suggested for the system power with large voltage spike. The voltage rating of the capacitors must be greater than the maximum input voltage

To ensure loop stability, the SCT71402Q series products requires an output capacitor with a minimum effective capacitance value of  $3.3\mu$ F. And the series products could support output capacitor range from  $3.3\mu$ F to 220uF and with an ESR range between  $0.001\Omega$  and  $5\Omega$ . SCT recommends selecting a X5R- or X7R-type  $4.7\mu$ F~10uF ceramic capacitor with low ESR over temperature range to improve the load transient response.

When using large output capacitor with higher ESR resistor, for example 100 $\mu$ F output electrolytic capacitor with 1 $\Omega$  ESR resistor in the application, SCT recommends adding extra 10 $\mu$ F low ESR output capacitor parallel connection with the large electrolytic capacitor, this will eliminate the undershoot/overshoot voltage caused by the large ESR resistor and get better load transient performance.



	соит	/uF																	
220uF																			
100uF																			
82uF																			
72uF	S	stable																	
68uF	but v	vith Poor																	
56uF	Phas	e Margin									Stabl	e with	Bette	r Pha	se Ma	irgin			
47uF												COU	T+10u	F low	ESR				
33uF																			
22uF																			
15uF			Stab	le															
10uF		with Bett	er Pha	se Ma	argin														
4.7uF																			
3.3uF																			ESR/Ω
	0.001	0.01 0.05	ō 0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1		2		3	4	5	

Figure 24. SCT71402Q Stability vs Output Capacitor



# SCT71402Q Series

#### **Power Dissipation and Thermal Performance**

Power dissipation caused by voltage drop across the LDO and by the output current flowing through the device needs to be dissipated out from the chip. The maximum junction temperature is dependent on power dissipation, package, the PCB layout, number of used Cu layers, Cu layers thickness and the ambient temperature.

During normal operation, LDO junction temperature should not exceed 150°C, or else it may result in deterioration of the properties of the chip. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 5. Because I<sub>GND</sub> « I<sub>OUT</sub>, the term V<sub>IN</sub> x I<sub>GND</sub> in Equation 5 could be ignored.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(5)

The junction temperature can be estimated using Equation 6.  $R_{\theta JA_EVM}$  is the junction-to-ambient thermal resistance based on customer's PCB. Verify the application and allow sufficient margins in the thermal design by the following method is used to calculate the junction temperature  $T_J$ .

$$T_J = T_A + P_D \times R_{\theta J A\_EVM} \tag{6}$$

 $R_{\theta JA\_EVM}\,is$  a critical parameter and depends on many factors such as the following:

- · Power dissipation
- Air temperature/flow
- PCB area
- Copper heat-sink area
- Number of thermal vias under the package
- · Adjacent component placement

For the SCT71402Q series products, the maximum allowable power dissipation of different packages was listed in the following table, and the test results are based on our EVM board, larger power dissipation will trigger thermal shutdown protection. As a result, we could calculate the  $R_{\theta JA_EVM}$  of different packages. The following table is just for your reference based on our EVM test, please leave enough margin when you design thermal performance.

The PCB information of our EVM : 4-layer, both the inner and outer layers are 1oz Cu, 50mm x 30mm size.

#### hermal Performance of Different Packages Based on EVM Test

Package	Max Allowable PD (W) (Not Trigger TSD,VOUT=5V)	Max Allowable PD (W) (TJ≤125℃)	R <sub>θJA_EVM</sub> (°C/W)				
TDFN3X3-8	4.068	2.806	35.64				



## THERMAL CHARACTERISTICS




Figure 25. Maximum Output Current vs Input Voltage, VOUT=5V of TDFN3X3 , $T_J \leq TSD_R$ 




Figure 27. Maximum Output Current vs Input Voltage, Temperature, TDFN3X3,TJ  $\leq 125^{\circ}$ C





Figure 26. Maximum Output Current vs Input Voltage, TDFN3X3,TJ ≤ 125℃



# SCT71402Q Series

## **Application Waveforms**


Vin=Vout +1V, unless otherwise noted





## Application Waveforms(Continued)

Vin=Vout +1V, unless otherwise noted



 Vin
 Vin

 Vout
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)

 10
 (1)


 10
 (1)


 10
 (1)

 10
 (1)

 10
 (1)

Figure 38. Enter Over Temperature Protection(Vin=24V)





# SCT71402Q Series

## Layout Guideline

Proper PCB layout is a critical for SCT71402Q's stability, transient performance and good regulation characteristics. For better results, follow these guidelines as below:

- 1. Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- 2. It is recommended to bypass the input pin to ground with a 0.1µF bypass capacitor. The loop area formed by the bypass capacitor connection, V<sub>IN</sub> pin and the GND pin of the system must be as small as possible.
- 3. It is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.
- 4. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, SCT recommends spreading the copper under the thermal pad as far as possible and placing enough thermal vias on the copper under the thermal pad.
- 5. If using large electrolytic capacitor with high ESR resistor, SCT recommends adding a 10uF low ESR capacitor parallel connection with the large electrolytic capacitor.





Figure 40. PCB Layout Example

SCT71402A00QDTBR




## **PACKAGE INFORMATION**




TOP VIEW





SIDE VIEW



#### NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH. 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.

#### RECOMMENDED LAND PATTERN


TDFN3x3-8 Package Outline Dimensions

#### NOTE:

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.



# TAPE AND REEL INFORMATION



**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.

P/N: 433061



RO.30