

3V-40V Vin, 500mA, Ultra-Low Quiescent Current LDO with Power-Good

FEATURES

Wide Input Range: 3V-40V

With up to 45V Transient Input Voltage

Maximum Output Current: 500mA

Output Voltage:

3.3V and 5V (Fixed Output)

> 1.25V~25V (Adjustable Output Version)

Output Voltage Accuracy:

➤ T_J= 25°C : ±1%

► T_J= -40 °C ~ 125 °C : ±2%

Ultra-Low Quiescent Current: 2.6µA

Low Dropout Voltage :

149mV at 150mA load current(ESOP-8 package)

165mV at 150mA load current(TO252-4 package)

Support Output Capacitors Range:

> 3.3uF~220uF

Low-ESR: 0.001Ω~ 5 Ω

1.5ms Internal Soft-start Time

Current Limit Protection with VIN HIGH Control

 Precision Enable Threshold for Programmable Input Voltage Under-Voltage Lock Out Protection (UVLO) Threshold and Hysteresis

Power-Good and Programmable Power-Good delay

Over-Temperature Protection

Available Package: ESOP-8/TO252-4

APPLICATIONS

- Automotive Head Units
- Headlights
- Body Control Modules
- Inverter and Motor Controls

DESCRIPTION

The SCT71405 series products is a low-dropout linear regulator designed to operate with a wide input-voltage range from 3V to 40V and 500mA output current with enable control and Power-Good feature. The SCT71405 series products is stable with 3.3uF~220uF output capacitors, and 10uF ceramic capacitor is recommended.

Only 2.6µA typical quiescent current at light load makes the SCT71405 series products ideal choices for portable devices with battery power supply and an optimal solution for powering microcontrollers (MCUs) and CAN/LIN transceivers in always-on systems.


The SCT71405 series products implements power good circuit (PG) which indicates that output voltage is in regulation, and the Power-Good delay is Programmable. This signal could be used for power sequencing or as a microcontroller reset.

The SCT71405 series products integrated short-circuit and overcurrent protection with VIN_HIGH Control feature, which makes the device more reliable during transient high-load current faults or shorting events.

The SCT71405 series products provide fixed 3.3V and 5V output voltage versions, and also provide adjustable output version which can adjust the output voltage from 1.25V to 25V.

The SCT71405 series products is available in ESOP-8 and TO252-4 packages, for other package options, please contact SCT sales.

TYPICAL APPLICATION





For more information <u>www.silicontent.com</u> © 2023 Silicon Content Technology Co., Ltd. All Rights Reserved

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Release to production(ESOP-8 package).

Revision 1.1: Update the ELECTRICAL CHARACTERISTICS.

Revision 1.2: Update DEVICE ORDER INFORMATION, TAPE AND REEL INFORMATION and THERMAL INFORMATION.

DEVICE ORDER INFORMATION


Orderable Device	Output Voltage	Package	Package Marking	PINS	Transport Media, Quantity
SCT71405A00STER	Adjustable	ESOP-8	5A00	8	Tape & Reel, 4000
SCT71405F50BSTER	Fixed 5.0V	ESOP-8	F50B	8	Tape & Reel, 4000
SCT71405F33BSTER	Fixed 3.3V	ESOP-8	F33B	8	Tape & Reel, 4000
SCT71405F50OWCR	Fixed 5.0V	TO252-4	5F50	4	Tape & Reel, 2500
SCT71405F33OWCR	Fixed 3.3V	TO252-4	5F33	4	Tape & Reel, 2500
SCT71405F50AOWCR	Fixed 5.0V	TO252-4	F50A	4	Tape & Reel, 2500



2 For more information www.silicontent.com © 2023 Silicon Content Technology Co., Ltd. All Rights Reserved


Product Folder Links: SCT71405 Series

PIN CONFIGURATION




SCT71405A00STER

ESOP-8 Package




SCT71405FxxBSTER

ESOP-8 Package



SCT71405FxxOWCR

TO252-4 Package



SCT71405FxxAOWCR

TO252-4 Package

PIN FUNCTIONS

NAME	PIN FUNCTION		
NAIVIE	ESOP-8	ESOP-8	
VOUT	1	1	Regulated output voltage pin
NC	2	2,8	No connection
GND	3	3	Ground reference pin.
VIN	4	4	Input voltage pin
EN	5	5	Enable input pin
PG	6	6	Power-good pin
PGDL	7	7	Programmable Power-Good Delay Time.
FB	8	_	Feedback Input for Output Adjustable Version
Thermal Pad	9	9	Connect the thermal pad to a large area GND plane for improved thermal performance.



NAME	PIN FUNCTION			
NAME	TO252-4 TO252-4			
VOUT	4	4	Regulated output voltage pin.	
NC	3	_	No connection.	
VIN	1	1	Input voltage pin.	
EN	2	3	Enable input pin.	
PG	_	2	Power-good pin.	
Thermal Pad	5	5	Connect the thermal pad to a large area GND plane for improved thermal performance.	

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
Vin	Input voltage range	3	40	V
	Fixed Output voltage(TO252-4 package)	1.215	5	V
Vout	Fixed Output voltage(ESOP-8 package)	1.25	5	V
	Adjustable Output Version	1.25	25	V
V _{EN}	Enable input voltage	0	Vin	V
V _{PG}	Power-good pin voltage	0	5	V
C _{IN}	Input capacitor	2.2		uF
Соит	Output capacitor	3.3	220	uF
ESR	Output capacitor ESR requirements	0.001	5	Ω
TA	Operating ambient temperature	-40	125	°C
TJ	Operating junction temperature	-40	125	°C

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted (1)

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Maximum input voltage range	-0.3	45	V
V _{OUT}	Maximum output voltage range	-0.3	25	V
V _{EN}	Maximum enable input voltage	-0.3	V_{IN}	V
V _{PG}	Maximum power-good pin voltage	-0.3	25	V
V _{PGDL}	Maximum power-good delay pin voltage	-0.3	5.5	V
V _{FB}	Maximum feedback pin voltage	-0.3	5.5	V
T _J ⁽²⁾	Junction temperature range	-40	150	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

⁽²⁾ The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.



ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
Vesp	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾	-4.5	+4.5	kV
VESD	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins ⁽²⁾	-2	+2	kV



For more information www.silicontent.com © 2023 Silicon Content Technology Co., Ltd. All Rights Reserved

 ⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

The value of $R_{\theta JA}$ and $R_{\theta JC}$ given in this table is only valid for comparison with other packages and cannot be used for design purposes. Because they were simulated in accordance with JESD 51-7. They do not represent the performance obtained in an actual application. For design information see Power Dissipation and Thermal Performance section.

The value of R_{0JA_EVM} is the tested results based on our EVM, and is more useful for thermal design. Even if it still do not represent the thermal performance of customer's PCB design, but it was a good starting point for thermal performance design.

The PCB information of our EVM: 4-layer, both the inner and outer layers are 1oz Cu, 50mm x 30mm size.

The values given in this table are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB), thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the device. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual values of the below table.

PARAMETER (4-layer)	THERMAL METRIC	ESOP-8	UNIT
Reja	Junction to ambient thermal resistance	52.18	
Ψ_{JT}	Junction-to-top characterization parameter	10.2	
Ψ_{JB}	Junction-to-board characterization parameter	16.58	°C/W
Rejctop	Junction to case thermal resistance 83		
R ₀ JA_EVM	junction to ambient thermal resistance	33.21	
PARAMETER (4-layer)	THERMAL METRIC	TO252-4	UNIT
R _{θJA}	Junction to ambient thermal resistance	29.63	
Ψ_{JT}	Junction-to-top characterization parameter	6.54	-
Ψ_{JB}	Junction-to-board characterization parameter	13.35	°C/W
RejCtop	Junction to case thermal resistance	50.45	
R ₀ JA_EVM	junction to ambient thermal resistance	24.22	

⁽¹⁾ $R_{\theta JA}$ is junction to ambient thermal resistance, based on JESD51-7.



⁽²⁾ $R_{\theta JC}$ is junction to case thermal resistance, based on JESD51-7.

⁽³⁾ $R_{\text{\tiny OJA EVM}}$ is junction to ambient thermal resistance, which is tested on SCT EVM.

ELECTRICAL CHARACTERISTICS

V_{IN}=V_{OUT}+1V, C_{OUT}=10uF, T_J= -40°C~125°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION MIN TYP MAX				UNIT
Power Supply						
V _{IN}	Operating input voltage		3		40	V
	V _{IN} UVLO Threshold	V _{IN} rising		2.49	2.81	V
V_{UVLO}	Hysteresis(ESOP-8 package)			60		mV
	Hysteresis(TO252-4 package)			30		mV
		EN=0, V _{OUT} =3.3V, V _{IN} =4.3V		0.29		μA
I _{SHDN}	Shutdown current from VIN pin	EN=0, V _{OUT} =5V, V _{IN} =6V		0.43		μA
		EN=0, V _{OUT} =3.3V/5V, V _{IN} =12V		0.7		μA
		EN float, no load, V _{IN} =V _{OUT} +1V (not include I _{FB})		2.6		μA
L	Quiescent current from GND pin	EN float, no load, V _{IN} =12V (not include I _{FB})		2.9		μA
IQ	Quiescent current from GND pin	EN float, no load, V _{IN} =V _{OUT} +1V (Fixed Output voltage)		4.2		μA
		EN float, no load, V _{IN} =12V (Fixed Output voltage)		4.4		μA
Regulated	Output Voltage and Current					
\/	Output valtage accuracy	T _J = 25°C	-1%		1%	
Vоит	Output voltage accuracy	T _J = -40°C~125°C	-2%		2%	
ΔVουτ	Line regulation	V _{IN} =V _{OUT} +1V to 40V, lout=1mA, OUT=3.3V		1	10	mV
	Load regulation	lout=1mA to 500mA,OUT=3.3V		10	20	mV
\/	D. (" (ED	T _J = 25°C	1.238	1.25	1.262	V
V_{REF}	Reference voltage of FB	T _J = -40°C~125°C	1.225	1.25	1.275	V
		V _{IN} =V _{OUT} -0.1V ,lout =100mA		98		mV
V_{DROP}	Dropout voltage ⁽¹⁾ (ESOP-8 package)	V _{IN} =V _{OUT} -0.1V ,lout =150mA		149		mV
	package)	V _{IN} =V _{OUT} -0.1V ,lout =500mA		663		mV
		V _{IN} =V _{OUT} -0.1V ,lout =100mA		108		mV
V_{DROP}	Dropout voltage(TO252-4 package)	V _{IN} =V _{OUT} -0.1V ,lout =150mA		165		mV
	package)	V _{IN} =V _{OUT} -0.1V ,lout =500mA		730		mV
l _{оит}	Output current	V _{OUT} in regulation	0		500	mA
Isc_vinLow	Short current limit	V _{OUT} =0V, VIN<30V	520	700	850	mA
Isc_vinhigh	Short current limit	V _{OUT} =0V, VIN>30V		430		mA
		I _{OUT} =10mA, f=1kHz, C _{OUT} =10μF		54		dB
PSRR	Power supply rejection ratio ⁽²⁾	I _{OUT} =10mA, f=10kHz, C _{OUT} =10μF		36		dB
		Ι _{ΟυΤ} =10mA, f=100kHz, C _{ΟυΤ} =10μF		43		dB
Enable and	l Soft-startup					
V _{EN_H}	Enable high threshold			1.47		V
V _{EN_L}	Enable low threshold			1.27		V
V _{EN_Hys}	Enable threshold hysteresis			200		mV
I _{EN_0V}	Enable pin pull-up current	EN=0V		0.27		μΑ



7

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Tss	Soft-start time			1.5		mS
Power Goo	d					
V _{PG_R}	PG rising threshold percentage	V _{OUT} /V _{OUT(NOM)} ,when V _{OUT} rising(ESOP-8 package)		92%		
V _{PG_F}	PG falling threshold percentage	Vout/Vout(NOM), when Vout falling(ESOP-8 package)		86%		
V _{PG_R}	PG rising threshold percentage	Vout/Vout(NOM), when Vout rising(TO252-4 package)		89%		
V _{PG_F}	PG falling threshold percentage	Vout/Vout(NOM), when Vout falling(TO252-4 package)		89%		
V _{PG_LOW}	PG output low voltage	PG sink 1mA		142		mV
R _{PG}	PG pull down resistor	R _{PG} =V _{PG_LOW} /1mA		142		Ω
I _{PG_LKG}	PG leakage current	PG=5V, V _{OUT} in regulation			0.2	uA
Td_ _{PGR}	PG signal turn to high delay	From Vout>0.92xVout(NOM) to PG rising edge delay time(ESOP-8 package)		50		us
Td_ _{PGF}	PG signal turn to low delay	From Vout<0.86xVout(NOM) to PG falling edge delay time(ESOP-8 package)		20		us
Td_ _{PGR}	PG signal turn to high delay	From V _{OUT} >0.89xV _{OUT(NOM)} to PG rising edge delay time(TO252-4 package)		300		us
Td_ _{PGF}	PG signal turn to low delay	From Vout<0.89xVout(NOM) to PG falling edge delay time(TO252-4 package)		23		us
I _{PGDL}	PGDL charging current			16		uA
V _{PGDL_R}	PGDL rising threshold			1.77		V
V _{PGDL_F}	PGDL falling threshold			0.387		V
Thermal Pr	otection					
T _{SD}	Thermal shutdown threshold ⁽³⁾	T₃ rising		175		°C
		Hysteresis		12		°C

⁽¹⁾ The dropout voltage is defined as V_{IN} - V_{OUT} , when force V_{IN} is 100mV below the value of V_{OUT} for V_{IN} = $V_{OUT(NOM)}$ +1V.

Thermal shutdown threshold is derived from bench characterization, not production test.



⁽²⁾ PSRR is derived from bench characterization, not production test.

TYPICAL CHARACTERISTICS




Figure 1. Quiescent Current vs Output Current




Figure 3. Quiescent Current vs Ambient Temperature




Figure 5. Output Voltage vs Ambient Temperature at VOUT=5V




Figure 2. Quiescent Current vs Input Voltage, No load




Figure 4. Dropout Voltage vs Output Current




Figure 6. Output Voltage vs Input Voltage



TYPICAL CHARACTERISTICS (continued)




Figure 7. Output Voltage vs Output Current




Figure 9. Output Current Limit vs Ambient Temperature at VIN<30V





Figure 8. Shutdown Current vs Ambient Temperature



Figure 10. Output Current Limit vs Ambient Temperature at VIN≥30V



TYPICAL CHARACTERISTICS (continued)







Figure 11. PSRR vs Frequency at lout=10mA, Cout=4.7uF

Figure 12. PSRR vs Frequency at lout=100mA, Cout=4.7uF







Figure 13. PSRR vs Frequency at lout=10mA, C_{OUT} =10uF

Figure 14. PSRR vs Frequency at lout=100mA, C_{OUT}=10uF






Figure 15. PSRR vs Frequency at lout=10mA, Cout=22uF

Figure 16. PSRR vs Frequency at lout=100mA, Cout=22uF



FUNCTIONAL BLOCK DIAGRAM




Figure 17. Functional Block Diagram



OPERATION

Overview

The SCT71405 series products are 500mA wide input voltage range linear regulators with very low quiescent current. These voltage regulators operate from 3V to 40V DC input voltage with supporting 45V transient input voltage and consume 2.6µA quiescent current at no load.

The SCT71405 series products is stable with 3.3uF~220uF output capacitors, and 10uF ceramic capacitor is recommended. An internal 1.5ms soft-start time avoids large inrush current and output voltage overshoot during startup.

The SCT71405 series products also provide enable control, Power-Good feature and programmable Power-Good delay time which is very suitable for the applications needing sequence configuration. Other protection features include the VIN input under-voltage lockout, over current protection, output hard short protection and thermal shutdown protection.

The SCT71405 series products are available in fixed voltage versions of 3.3V and 5V with 1% output voltage accuracy at room temp and 2% output voltage accuracy over operating conditions. The series products are available in ESOP-8 and TO252-4 packages.

The SCT71405 series products also provide adjustable output version which can adjust the output voltage from 1.25V to 25V. If you need a new output voltage version or a new package option, please feel free to contact SCT sales.

Enable and Under Voltage Lockout Threshold

The SCT71405 series products is enabled when the VIN pin voltage rises above 2.49V and the EN pin voltage exceeds the enable threshold V_{EN_H}. The device is disabled when the VIN pin voltage falls below 2.49V or when the EN pin voltage is below V_{EN_L}. Internal pull up current source to EN pin allows the device enable when EN pin floats.

For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) from VIN to GND shown in Figure 18. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$VIN_{rise} = V_{EN_H} * \frac{R1 + R2}{R2}$$
 (1)

$$VIN_{hys} = (V_{EN_H} - V_{EN_L}) * \frac{R1 + R2}{R2}$$
 (2)

Where

VIN_{rise}: Vin rise threshold to enable the device

VIN_{hys}: Vin hysteresis threshold

I₁=0.27uA and could be neglected in the calculation

VEN H=1.47V

V_{EN_L}=1.27V




Figure 18. System UVLO by enable divide

Regulated Output Voltage

The SCT71405 series are available in fixed voltage versions of 3.3V and 5V. When the input voltage is higher than V_{OUT(NOM)}+V_{DROP}, output pin is the regulated output based on the selected voltage version. When the input voltage falls below V_{OUT(NOM)}+V_{DROP}, output pin tracks the input voltage minus the dropout voltage based on the load current. When the input voltage drops below UVLO threshold, the output keeps shut off.

The SCT71405 series products also provide adjustable output version which can adjust the output voltage from 1.25V to 25V. Please feel free to contact SCT sales, if you need a new output voltage version or a new package



For more information www.silicontent.com © 2023 Silicon Content Technology Co., Ltd. All Rights Reserved

option.

Over Current Limit and Foldback Current Limit

The SCT71405 series products has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is 700mA when VIN<30V, but SCT71405 supplies a fold-back current limit 430mA when VIN>30V.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the regulator begins to heat up because of the increase in power dissipation. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition persists, the device cycles between current limit and thermal shutdown.

With the over current VIN_HIGH Control feature, the SCT71405 series products would be more robust and safer when over current faults and shorting events occur. But it also requires the maximum loading current should be smaller than lsc during startup. The characteristic is shown in the following figure.




Figure 19. Current Limit with Foldback Feature

Internal Soft-Start

The SCT71405 series products integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 0.6V reference voltage in 1.5ms. If the EN pin is pulled below 1.27V, LDO will be shut off and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

Below figure shows the startup waveform at small output capacitor and large output capacitor. When output capacitor is small, for example 10uF, the slope of VOUT is limit by soft-start. When output capacitor is large, for example 100uF, the slope of VOUT is limited by current limit (I_{SC_VINLOW}) at VIN<30V, and the slope of VOUT is limited by current limit (I_{SC_VINLIGH}), when VIN> 30V.

In SCT71405 series products, typical Tss is 1.5ms, and typical I_{SC_VINLOW} is 700mA and typical I_{SC_VINHIGH} is 430mA, could use the following formula for initial startup time calculation.

$$Tstart = \max \left\{ \frac{c_{OUT} \times v_{OUT}}{(I_{SC} - I_{load})}, T_{SS} \right\}$$
 (3)






Figure 20. Soft-start Waveform vs Output Capacitor

Power-Good and Power-Good Delay

The power-good (PG) pin is an open-drain output and can be connected to any 5V or lower rail through an external pull-up resistor. The PG output is high-impedance when VOUT is greater than the PG trip threshold (he following text takes ESOP-8 package as an example, V_{PG_R}=92% x V_{OUT(NOM)}). If VOUT drops below V_{PG_F}=86% x V_{OUT(NOM)}, the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.


The power-good delay time (Td_{PGR}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{PG_R}) to when the PG output is high. This power-good delay time is set by an internal time, which is 220us typical. The power-good deglitch time (Td_{PGF}) is defined as the time period from when V_{OUT} fall below the PG trip threshold voltage (V_{PG_F}) to when the PG output is low. This power-good deglitch time is set by an internal time, which is 6.6us typical. This delay time can be programmed by adding a capacitor on PGDL. To select a capacitor for PGDL, use the equation 4:


$$C_{PGDL} = \frac{t_{PGDL} * I_{PGDL}}{V_{PGDL}} \tag{4}$$

where:

- t_{PGDL} is the desired delay time for PG rising.
- I_{PGDL} is the PGDL charging current.
- $V_{PGDL,R}$ =1.77V.

To ensure proper operation of the power-good feature, maintain $V_{IN} \ge 3V$ (V_{IN_MIN}). It allows connections of PG pin to circuit with the same or different power supply voltage to the LDO's VOUT level. Below are the connections examples.








Figure 22. PG Connected to the other Power Supply

Below figure shows the startup and shutdown situation when slow power up and power down.

At the point 0, the input voltage starts to rise from 0 to 6 V, LDO is in shutdown (because VIN is below its UVLO threshold) and output voltage is 0V.



At the point 1, the VIN voltage reaches UVLO threshold level and LDO starts charging of output capacitor. VOUT rising speed is defined by internal soft-start function.

At the point 2, the VOUT voltage reaches almost the VIN voltage as it rises faster and LDO gets into dropout region. The difference between VIN and VOUT is the dropout voltage.

At the point 3, the VOUT reaches PG threshold (V_{PG_R}=92% x V_{OUT(NOM)}) and from this point LDO counts the power good delay time (Td _{PGR}). After this delay, the PG pin rises to high level showing that VOUT is ok.

At the point 4, the VOUT reaches its nominal value (5.0V) as the VIN starts to be higher than ($V_{OUT(NOM)} + V_{DROP}$) and LDO gets into regulation region.

At the point 5, as the VIN voltage slow power down and LDO returns to dropout region again.

At the point 6, the VOUT drops below PG threshold (V_{PG_F}=86% x V_{OUT(NOM)}) and LDO starts counting the power good deglitch time (Td__{PGF}), which filters fast VOUT undershoots (caused for example by line/load transient responses). After this delay, the PG output is shorted to 0 V level to highlight "power fail" state.

At the point 7, the VIN voltage is lower than input voltage UVLO threshold minus UVLO hysteresis level and LDO goes into the shutdown state.




Figure 23. Startup and Shutdown Example —SCT71405 Series

Thermal Shutdown

This device incorporates a thermal shutdown (T_{SD}) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the T_{SD} trip point. The junction temperature exceeding the T_{SD} trip point causes the output to turn off. When the junction temperature falls below the T_{SD} trip point minus thermal shutdown hysteresis, the output turns on again.



APPLICATION INFORMATION

Typical application 1:




Figure 24. SCT71405 Typical Application Schematic

Design Parameters

Design Parameters	Example Value
Input Voltage	12V Normal, 3V~40V
Output Voltage	5V Normal,1.25V~25V
Maximum Output Current	500mA
Output Capacitor Range (C ₂)	3.3uF~220uF , recommends 10uF
Input Capacitor Range (C₁)	>2.2uF , recommends 10uF
Pull-up resistor of power-good (R3)	10kΩ~100kΩ

Typical application 2:




Figure 25. SCT71405 Typical Application Schematic with Reverse Polarity Diode



Design	P	arameters

Design Parameters	Example Value
Input Voltage	12V Normal, 3V~40V
Output Voltage	5V Normal, 1.25V~25V
Maximum Output Current	500mA
Output Capacitor Range (Cout)	3.3uF~220uF , recommends 10uF
Input Capacitor Range (C _{IN})	>2.2uF , recommends 10uF

In some applications, the VIN and the VOUT potential might be reversed, possibly resulting in circuit internal damage or damage to the elements. For example, the accumulated charge in the output pin capacitor flowing backward from the VOUT to the VIN when the VIN shorts to the GND. In order to minimize the damage in such case, use a capacitor with a capacitance less than 220µF. Also by inserting a reverse polarity diode in series to the VIN, it can prevent reverse current from reverse battery connection or the case, when the point A is short-circuited GND. If there may be any possible case point B is short-circuited to GND, we also recommend using a bypass diode between the VIN and the VOUT.

Typical application 3:




Figure 26. SCT71405 Typical Application Schematic with Large Output Capacitor

Design Parameters

=				
Design Parameters	Example Value			
Input Voltage	12V Normal, 3V~40V			
Output Voltage	5V Normal, 1.25V~25V			
Maximum Output Current	500mA			
Output Capacitor Range (C _{OUT1} and ESR)	3.3 uF~ 220 uF with ESR= 0.5Ω ~ 5Ω			
Output Capacitor Range (C _{OUT2})	recommends 10uF with low ESR			
Input Capacitor Range (C _{IN})	>2.2uF , recommends 10uF			



Output Voltage

For adjustable output version the output voltage is set by an external resistor divider R1 and R2 in typical application schematic. Recommended R2 resistance is $100K\Omega$. Use equation 4 to calculate R1.

$$R_1 = \left(\frac{V_{OUT}}{1.25 \text{V}} - 1\right) * R_2 \tag{5}$$

Table 1: Compensation Values for Typical Output Voltage/Capacitor Combinations

Vout/V	COUT/uF	Cf/pF	R1/KΩ	R2/KΩ	COUT1/uF (optional)	ESR/Ω
1.8	33	68	48.7	100	220	1
2.5	33	33	105	100	220	1
3.3	15	22	174	100	220	1
5	15	10	309	100	220	1
12	15	3.3	887	100	220	1

Input Capacitor and Output Capacitor

SCT recommends adding a 2.2µF or greater capacitor with a 0.1µF bypass capacitor in parallel at VIN pin to keep the input voltage stable. Aluminum electrolytic capacitor or other capacitor with high capacitance is suggested for the system power with large voltage spike. The voltage rating of the capacitors must be greater than the maximum input voltage

To ensure loop stability, the SCT71405 series products requires an output capacitor with a minimum effective capacitance value of $3.3\mu F$. And the series products could support output capacitor range from $3.3\mu F$ to $220\mu F$ and with an ESR range between 0.001Ω and 5Ω . SCT recommends selecting a X5R- or X7R-type $4.7\mu F$ ~10 μF 0 ceramic capacitor with low ESR over temperature range to improve the load transient response.

When using large output capacitor with higher ESR resistor, for example 100 μ F output electrolytic capacitor with 10 ESR resistor in the application, SCT recommends adding extra 10 μ F low ESR output capacitor parallel connection with the large electrolytic capacitor, this will eliminate the undershoot/overshoot voltage caused by the large ESR resistor and get better load transient performance.






Figure 27. SCT71405 Stability VS Output Capacitor



Power Dissipation and Thermal Performance

Power dissipation caused by voltage drop across the LDO and by the output current flowing through the device needs to be dissipated out from the chip. The maximum junction temperature is dependent on power dissipation, package, the PCB layout, number of used Cu layers, Cu layer thickness and the ambient temperature.

During normal operation, LDO junction temperature should not exceed 150°C, or else it may result in deterioration of the properties of the chip. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 6. Because I_{GND} « I_{OUT}, the term V_{IN} x I_{GND} in Equation 6 could be ignored.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(6)

The junction temperature can be estimated using Equation 7. R_{0JA_EVM} is the junction-to-ambient thermal resistance based on customer's PCB. Verify the application and allow sufficient margins in the thermal design by the following method is used to calculate the junction temperature T_J.

$$T_J = T_A + P_D \times R_{\theta JA_EVM} \tag{7}$$

Reja_evm is a critical parameter and depends on many factors such as the following:

- · Power dissipation
- · Air temperature/flow
- PCB area
- Copper heat-sink area
- · Number of thermal vias under the package
- · Adjacent component placement

For the SCT71405 series products, the maximum allowable power dissipation of different packages was listed in the following table, and the test results are based on our EVM board, larger power dissipation will trigger thermal shutdown protection. As a result, we could calculate the R_{θJA_EVM} of different packages. The following table is just for your reference based on our EVM test, please leave enough margin when you design thermal performance.

The PCB information of our EVM: 4-layer, both the inner and outer layers are 1oz Cu, 50mm x 30mm size.

Thermal Performance of Different Packages Based on EVM Test

Package(4-layer)	Max Allowable PD (W) (Not Trigger TSD,VOUT=5V)	Max Allowable PD (W) (TJ≤125℃)	R _{0JA_EVM} (°C/W)	
ESOP-8	4.517	3.011	33.21	
Package(4-layer)	Max Allowable PD (W) (Not Trigger TSD,VOUT=5V)	Max Allowable PD (W) (TJ≤125℃)	R _{0JA_EVM} (°C/W)	
TO252-4	6.193	4.129	24.22	



THERMAL CHARACTERISTICS




Figure 28. Maximum Output Current vs Input Voltage, VOUT=5V of ESOP-8 ,TJ ≤ TSD_R(4-layer EVM)




Figure 30. Maximum Output Current vs Input Voltage, ESOP-8,TJ ≤ 125°C(4-layer EVM)




Figure 32. Maximum Output Current vs Input Voltage, TO252-4,TJ ≤ 125°C(4-layer EVM)




Figure 29. Maximum Output Current vs Input Voltage, VOUT=5V of TO252-4 ,TJ ≤ TSD_R(4-layer EVM)




Figure 31. Maximum Allowed Power Dissipation vs Ambient Temperature, ESOP-8,TJ ≤ 125°C(4-layer EVM)




Figure 33. Maximum Allowed Power Dissipation vs Ambient Temperature, TO252-4,TJ ≤ 125°C(4-layer EVM)



Application Waveforms

Vin=Vout +1V, unless otherwise noted




Figure 34. Power up (Iload=10mA)

Figure 35. Power down (Iload=10mA)




Figure 36. Slow Power up (Iload=10mA)

Figure 37. Slow Power down (Iload=10mA)




Figure 38. DC-DC Load Transient

Figure 39. DC-DC Load Transient (130mA-370mA),Vout=5V

(50mA-450mA), VOUT=5V



Application Waveforms(Continued)

Vin=Vout +1V, unless otherwise noted




Figure 40. Enable (Iload=10mA)

Figure 41. Disable (Iload=10mA)




Figure 42. Enter Over Current Protection (Iload=1A)

Figure 43. Exit Over Current Protection (Iload=1A)




Figure 44. Enter Over Temperature Protection(Vin=24V)

Figure 45. Exit Over Temperature Protection(Vin=24V)



Layout Guideline

Proper PCB layout is a critical for SCT71405's stability, transient performance and good regulation characteristics. For better results, follow these guidelines as below:

- 1. Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- 2. It is recommended to bypass the input pin to ground with a $0.1\mu\text{F}$ bypass capacitor. The loop area formed by the bypass capacitor connection, V_{IN} pin and the GND pin of the system must be as small as possible.
- 3. It is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.
- 4. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, SCT recommends spreading the copper under the thermal pad as far as possible and placing enough thermal vias on the copper under the thermal pad.
- 5. If using large electrolytic capacitor with high ESR resistor, SCT recommends adding a 10uF low ESR capacitor parallel connection with the large electrolytic capacitor.




Figure 46. PCB Layout Example

SCT71405A00STER




Figure 48. PCB Layout Example

SCT71405FxxOWCR




Figure 47. PCB Layout Example

SCT71405FxxBSTER





Figure 49. PCB Layout Example

SCT71405 FxxAOWCR



PACKAGE INFORMATION

PACKAGE OUTLINE DRAWING FOR 8L SOP-EP POD-0022 Revision 1.0



ESOP-8 Package Outline Dimensions


NOTE:

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.



PACKAGE INFORMATION

PACKAGE OUTLINE DRAWING FOR TO252-4L POD-0040 Revision 0.0



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) DRAWING CONFORMS TO JEDEC TO-252.
- 5) DRAWING IS NOT TO SCALE.

TO252-4 Package Outline Dimensions


NOTE:

- 7. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 8. Drawing not to scale.
- 9. All linear dimensions are in millimeters.
- 10. Thermal pad shall be soldered on the board.
- 11. Dimensions of exposed pad on bottom of package do not include mold flash.


Contact PCB board fabrication for minimum solder mask web tolerances between the pins.



TAPE AND REEL INFORMATION








NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.




TAPE AND REEL INFORMATION



注意:

- 2. 平整度: 最大允许3毫米;
- 所有尺寸为毫米;
 表面电阻: 10⁵ TO 10¹¹OHMS/SQ.
- 5. 所有未注公差: ±0.25。



- 1. ALL DIMS IN MM

- 6. There must not be foreign body adhesion and the state
- of the surface must be excellent
- 7. Surface resistance 1X10E5≤Rs<1X10E9 OHMS
- 8. Friction Voltage < 100 V
- 9. 17" PLASTIC-Reel T0252

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.

