

# Up to 24V Supply, 4-A Dual Channel High Speed Low Side Driver

#### **FEATURES**

- Qualified for Automotive Applications
- · AEC-Q100 Qualified with the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C
     Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- Wide Supply Voltage Range: 4.5V 24V
- 4A Peak Source Current and 4A Peak Sink Current
- Stackable Output for Higher Driving Capability
- Negative Input Voltage Capability: Down to -5V
- TTL Compatible Input Logic Threshold
- Propagation Delay: 13ns
- Typical Rising and Falling Times: 8ns
- Typical Delay Matching: 1ns
- Low Quiescent Current: 55uA
- Output Low When Input Floating
- Independent Enable Logic for Each Channel
- Thermal Shutdown Protection: 170°C
- Available in SOP-8 and eMSOP-8 Package

#### **APPLICATIONS**

- IGBT/MOSFET Gate Driver
- Variable Frequency-Drive (VFD)
- Switching Power Supply
- Motor Control
- Solar Power Inverter

#### DESCRIPTION

The SCT52240Q is a wide supply, dual channel, high speed, low side gate drivers for both power MOSFET and IGBT. Each channel can source and sink 4A peak current along with rail-to-rail output capability. The 24V power supply rail enhances the driver output ringing endurance during the power device transition.

The minimum 13ns input to output propagation delay enables the SCT52240Q suitable for high frequency power converter application.


The SCT52240Q features wide input hysteresis that is compatible for TTL low voltage logic. The SCT52240Q has the capability to handle negative input down to -5V, which increases the input noise immunity.

The SCT52240Q has very low quiescent current that reduces the stand-by loss in the power converter. The SCT52240Q each channel driver adopts non-overlap driver design to avoid the shoot-through of output stage. The two channels INA and INB have critical propagation delay matching and artificial dead time implemented in output stage, which enable stackable output available when the system needs higher driving capability.


The SCT52240Q features 170°C thermal shut down. The SCT52240Q is available in SOP-8 and eMSOP-8 package.

### TYPICAL APPLICATION

SCT52240Q Typical Application



Application Waveform





For more information www.silicontent.com © 2022 Silicon Content Technology Co., Ltd. All Rights Reserved

#### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Released to market

#### **DEVICE ORDER INFORMATION**

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SCT52240QSTD	2240Q	SOP-8

<sup>1)</sup> For Tape & Reel, Add Suffix R (e.g. SCT52240QSTDR).


### ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted<sup>(1)</sup>

DESCRIPTION	MIN	MAX	UNIT			
ENA, ENB	-0.3	26	V			
INA, INB	-5	26	V			
OUTA, OUTB	-0.3	VDD+0.3	V			
OUTA, OUTB (Pulse<0.2us)	-3	VDD+0.3	V			
VDD	-0.3	26	V			
Operating junction temperature TJ (2)	-40	150	°C			
Storage temperature T <sub>STG</sub>	-65	150	°C			

## **PIN CONFIGURATION**

Top View: SOP-8pin Plastic



<sup>1)</sup> Stresses beyond those listed under Absolut Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

## **PIN FUNCTIONS**

NAME	NO.	PIN FUNCTION			
ENA	1	Channel A enable logic input, TTL compatible. Floating logic high.			
INA	2	Channel A logic input, TTL compatible. Floating logic low.			
GND	3	Power ground. Must be soldered directly to ground plane for thermal performance improvement and electrical contact.			
INB	4	Channel B logic input, TTL compatible. Floating logic low.			
OUTB	5	Channel B gate driver output			
VDD	6	Power Supply, must be locally bypassed by the ceramic cap.			
OUTA	7	Channel A gate driver output			
ENB	8	Channel B enable logic input, TTL compatible. Floating logic high.			

#### RECOMMENDED OPERATING CONDITIONS



<sup>(2)</sup> The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
$V_{DD}$	Supply voltage range	4.5	24	V
V <sub>INA,INB</sub>	Input voltage range	-5	24	
TJ	Operating junction temperature	-40	150	°C

## **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
V	Human Body Model (HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins (1)	-2	+2	kV
Vesd	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014specification, all pins (1)	-0.5	+0.5	kV

<sup>(1)</sup> HBM and CDM stressing are done in accordance with the ANSI/ESDA/JEDEC JS-001-2014 specification

#### THERMAL INFORMATION

PARAMETER	THERMAL METRIC	SOP-8L	eMSOP-8	UNIT
R <sub>θJA</sub>	Junction to ambient thermal resistance (1)	130	72	°C/W
R <sub>0</sub> JC	Junction to case thermal resistance (1)	80	65	C/VV

<sup>(1)</sup> SCT provides  $R_{\theta JA}$  and  $R_{\theta JC}$  numbers only as reference to estimate junction temperatures of the devices.  $R_{\theta JA}$  and  $R_{\theta JC}$  are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT52240Q is mounted, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT52240Q. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual  $R_{\theta JA}$  and  $R_{\theta JC}$ .



# **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$ =12V,  $T_{J}$ =-40°C~150°C, typical values are tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Supp	ply and Output					
V <sub>DD</sub>	Operating supply voltage		4.5		24	V
V <sub>DD_UVLO</sub>	Input UVLO Hysteresis	V <sub>DD</sub> rising		4.2 300	4.5	V mV
IQ	Supply current	EN=V <sub>DD</sub> =3.5V, INA=INB=GND EN=V <sub>DD</sub> =12V, INA=INB=GND		55 120	115 190	uA uA
INPUTS						ı
V <sub>INA,INB_H</sub>	Input logic high threshold			2.1	2.4	V
V <sub>INA,INB_L</sub>	Input logic low threshold		0.8	1		V
V <sub>IN_Hys</sub>	Hysteresis			1.1		V
V <sub>ENA,ENB_H</sub>	Enable logic high threshold			2.1	2.4	V
VENA,ENB_L	Enable logic low threshold		0.8	1		V
V <sub>EN_Hys</sub>	Hysteresis			1.1		V
OUTPUTS			•			•
V <sub>DD</sub> _V <sub>OH</sub>	Output – output high voltage	I <sub>OUT</sub> = - 10mA			150	mV
V <sub>OL</sub>	Output low voltage	I <sub>OUT</sub> = 10mA			10	mV
Isink/src	Output sink/source peak current(1)	C <sub>Load</sub> =10nF, F <sub>SW</sub> =1kHz		4		Α
Rон	Output pull high resistance (only PMOS ON)	Iout= - 10mA	5	9	18	Ω
R <sub>OL</sub>	Output pull low resistance	I <sub>OUT</sub> = 10mA	0.3	0.6	1.2	Ω
Timing						
T <sub>R</sub>	Output rising time	C <sub>Load</sub> =1nF		8	20	ns
T <sub>F</sub>	Output falling time	C <sub>Load</sub> =1nF		8	20	ns
T <sub>D_IN</sub>	Input to output propagation delay, Rising edge		7	13	25	ns
I D_IN	Input to output propagation delay, Falling edge		7	13	25	ns
$T_{M\_IN}$	Input to output delay matching			1	4	ns
T <sub>MIN_ON</sub>	Minimum input pulse width	C <sub>Load</sub> =1nF		20	30	ns
Protection						
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		170		°C
ISD	Hysteresis			25		°C

(1)Guaranteed by design



Product Folder Links: SCT52240Q

150

## TYPICAL CHARACTERISTICS

V<sub>IN</sub>=12V, T<sub>A</sub>= 25°C.





Figure 1. UVLO vs Temperature



200.0

180.0




Figure 3. Input Threshold vs Temperature




Figure 4. Enable Threshold vs Temperature




Figure 5 Output Rising Time vs Temperature




Figure 6. Output Falling Time vs Temperature







Figure 7. Input to Output Propagation Delay vs Temperature



15.0
13.0
13.0
11.0
9.0
7.0
5.0
-50
0
50
100
150
Temperature (° C)

Figure 8. ROH vs Temperature





Figure 10. Operation Supply Current vs Frequency, Cout=1nF



# **FUNCTIONAL BLOCK DIAGRAM**





#### **OPERATION**

#### Overview

The SCT52240Q is a dual-channel non-invertible high-speed low side driver with supporting up to 24V wide supply for both power MOSFET and IGBT. Each channel can source and sink 4A peak current along with the minimum propagation delay 13ns from input to output. The 1ns delay matching and the stackable output characteristics support higher driving capability demanding in high power converter application. The ability to handle -5V DC input increases the noise immunity of driver input stage, the 24V rail-to-rail output improves the SCT52240Q output stage robustness during switching load fast transition. The SCT52240Q has flexible input and enable pin configuration, table 1 shows the device output logic truth table.

. Table 1: the SCT52240Q Device Logic.

	14310 11 110 CC 1 CL 1 CQ 2 C 1 CC 2 CG 1 CG				
ENA	ENB	INA	INB	OUTA	OUTB
Н	Н	L	L	L	L
Н	Н	L	Н	L	Н
Н	Н	Н	L	Н	L
Н	Н	Н	Н	Н	Н
L	L	Any	Any	L	L
Any	Any	Floating	Floating	L	L
Floating	Floating	L	L	L	L
Floating	Floating	L	Н	L	Н
Floating	Floating	Н	L	Н	L
Floating	Floating	Н	Н	Н	Н

#### **VDD Power Supply**

The SCT52240Q operates under a supply voltage range between 4.5V to 24V. For the best high-speed circuit performance, two VDD bypass capacitors in parallel are recommended to prevent noise problems on supply VDD. A 0.1-µF surface mount ceramic capacitor must be located as close as possible to the VDD to GND pins of the SCT52240Q. In addition, a larger capacitor (such as 1-µF or 10uF) with relatively low ESR must be connected in parallel, in order to help avoid the unexpected VDD supply glitch. The parallel combination of capacitors presents a low impedance characteristic for the expected current levels and switching frequencies in the application.

## **Under Voltage Lockout (UVLO)**

SCT52240Q device Under Voltage Lock Out (UVLO) rising threshold is typically 4.2 V with 300-mV typical hysteresis. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output low regardless of the status of the inputs. The hysteresis prevents output bouncing when low VDD supply voltages have noise from the power supply. The capability to operate at low voltage below 5 V, is especially suited for driving new emerging wide band gap power device like GaN. For example, at power up, the driver output remains low until the VDD voltage reaches the UVLO threshold if enable pin is active or floating. The magnitude of the OUT signal rises with VDD until steady state VDD reached.

The non-inverting operation in Figure 11 shows that the output remains low until the UVLO threshold reached, and then the output is in-phase with the input.






Figure 11. SCT52240Q Output Vs VDD

#### **Enable Function**

SCT52240Q provides independent enable pins ENA and ENB for external control of each channel operation. The enable pins are based on a TTL compatible input-threshold logic that is independent of the supply voltage and is effectively controlled with logic signals from 3.3-V and 5-V microcontrollers. When applying a voltage higher than the high threshold (typical 2.1V) the pin, the SCT52240Q enables all functions and starts gate driver operation. Driver operation is disabled when ENx voltage falls below its lower threshold (typical 1V). The ENx pins are internally pulled up to VDD with 400k pullup resistors. Hence, the ENx pins are left floating or Not Connected (N/C) for standard operation, where the enable feature is not required.

#### **Input Stage**

The input of SCT52240Q is compatible on TTL input-threshold logic that is independent of the VDD supply voltage. With typically high threshold = 2.1 V and typically low threshold = 1 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power-controller devices. Wider hysteresis offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5V. SCT52240Q also features tight control of the input pin threshold voltage that ensures stable operation across temperature. The very low input parasitic capacitance on the input pins increases switching speed and reduces the propagation delay.

#### **Output Stage**

The SCT52240Q output stage features the pull up structure with P-type MOSFET PM1 and N-type MOSFET NM1 in parallel, as shown in Figure 12. PM1 provides the pull up capability when OUT approaches VDD and the NM1 holds off state, which guarantees the driver output is up to VDD rail. The measurable on-resistance R<sub>OH</sub> in steady state is the conduction resistance of PM1. NM1 provides a narrow instant peak sourcing current up to 4A to eliminate the turn on time and delay. During the output turn on transition, the equivalent hybrid pull on transient resistance is 1.5R<sub>OL</sub>, which is much lower than the DC measured R<sub>OH</sub>.

The N-type MOSFET NM2 composes the output stage pull down structure; the R<sub>OL</sub> is the DC measurement and represents the pull down impedance. The output stage of SCT52240Q provides rail-to-rail operation, and is able to supply 4A sourcing and 4A sinking peak current. The presence of the MOSFET-body diodes also offers low impedance to switching overshoots and undershoots. The outputs of the dual channel drivers are designed to withstand 500-mA reverse current without either damaging the device or logic malfunction.






Figure 12. SCT52240Q Output Stage

#### **Stackable Output**

The SCT52240Q features 1ns (typical) delay matching between dual channels, which enables dual channel outputs be stackable when the driven power device required higher driving capability. For example, in a Boost Power Factor Correction converter, there are 2 power MOSFET in parallel to support higher power output capability. The two power MOSFET are preferred to be driven by a common gate control signal. By using SCT52240Q, the OUTA and OUTB can be connected together to provide the higher driving capability, so does the INA and INB. As a result, a single input signal controls the stacked output combination. To support the stackable output, each channel output stage artificially implements up to 5ns dead-time to avoid the possible shoot-through between two channels as shown Figure 13.

Due to the rising and falling threshold mismatch between INA and INB, cautions must be taken when implementing stackable output of OUTA and OUTB together. The maximum mismatch between INA and INB input threshold is up to 10mV (maximum cross temperature), as a result the allowed minimum slew rate of input logic signal is 2V/us. The following suggestions are recommended when INA and INB connected together and along with the OUTA and OUTB:

- Apply the fast slew rate dv/dt on input (2 V/us or greater) to avoid the possible shoot-through between OUTA and OUTB output stage.
- 2. INA and INB must be connected as close to the pins as possible.






Figure 13. SCT52240Q Stackable output

The Figure 14 and Figure 15 shows the stackable output with 2V/us input signal.




Figure 14. Driver Switching ON

Figure 15. Driver Switching OFF

#### **Thermal Shutdown**

Once the junction temperature in the SCT52240Q exceeds 170° C, the thermal sensing circuit stops switching until the junction temperature falling below 145° C, and the device restarts. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.



### APPLICATION INFORMATION

#### **Typical Application**




Figure 16. Dual Channel Driver Typical Application

### **Driver Power Dissipation**

Generally, the power dissipated in the SCT52240Q depends on the gate charge required of the power device (Qg), switching frequency, and use of external gate resistors. The SCT52240Q features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver is negligible.

For the pure capacitive load, the power loss of each channel in SCT52240Q is:

$$P_G = C_{Load} * V_{DD}^2 * f_{SW} \tag{1}$$

Where

- V<sub>DD</sub> is supply voltage
- C<sub>Load</sub> is the output capacitance
- F<sub>SW</sub> is the switching frequency

For the the switching load of power MOSFET, the power loss of each channel in the SCT52240Q is shown in equation (2), where charging a capacitor is determined by using the equivalence  $Q_g = C_{LOAD}V_{DD}$ . The gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions.

$$P_G = Q_g * V_{DD} * f_{SW} \tag{2}$$

Where

- Q<sub>q</sub> is the gate charge of the power device
- fsw is the switching frequency
- V<sub>DD</sub> is the supply voltage

If R<sub>G</sub> applied between driver and gate of power device to slow down the power device transition, the power dissipation of the driver shows as below:



$$P_G = \frac{1}{2} * Q_g * V_{DD} * f_{SW} * \left( \frac{R_{OL}}{R_{OL} + R_G} + \frac{R_{OH}}{R_{OH} + R_G} \right)$$
 (3)

#### Where

- R<sub>OH</sub> is the equivalent pull up resistance of SCT52240Q
- RoL is the pull down resistance of SCT52240Q
- R<sub>G</sub> is the gate resistance between driver output and gate of power device.



## **Application Waveforms**




Figure 17. Driver Switching ON




Figure 18. Driver Switching OFF





Figure 19. Delay Matching Rise



10.86 V 1.240 V △9.619 V

-8.3000000n

Figure 21. Stackable Output Rise




Figure 20. Delay Matching Fall




Figure 22. Stackable Output Fall



#### **Layout Guideline**

The SCT52240Q provides the 4A output driving current and features very short rising and falling time at the power devices gate. The high di/dt causes driver output unexpected ringing when the driver output loop is not designed well. The regulator could suffer from malfunction and EMI noise problems if the power device gate has serious ringing. Below are the layout recommendations with using SCT52240Q and Figure 23 is the layout example.

Put the SCT52240Q as close as possible to the power device to minimize the gate driving loop including the driver output and power device gate. The power supply decoupling capacitors needs to be close to the VDD pin and GND pin to reduce the supply ripple. For the output stackable application, the driver input loop of two-channel input must be strictly symmetrical to ensure the input propagation delay is the same.

Star-point grounding is recommend to minimize noise coupling from one current loop to the other. The GND of the driver connects to the other circuit nodes such as source of power MOSFET or ground of PWM controller at single point. The connected paths must be as short as possible to reduce parasitic inductance. A ground plane is to provide noise shielding and thermal dissipation as well.




Figure 23. SCT52240Q PCB Layout Example

#### **Thermal Considerations**

The maximum IC junction temperature should be restricted to 150°C under normal operating conditions. Calculate the maximum allowable dissipation,  $P_{D(max)}$ , and keep the actual power dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined using Equation (4).

$$P_{D(MAX)} = \frac{150 - T_A}{R_{\theta IA}} \tag{4}$$


where

- T<sub>A</sub> is the maximum ambient temperature for the application.
- ReJA is the junction-to-ambient thermal resistance given in the Thermal Information table.


The real junction-to-ambient thermal resistance R<sub>BJA</sub> of the package greatly depends on the PCB type, layout, and environmental factor. Soldering the ground pin to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.



# **PACKAGE INFORMATION (SOP-8)**




**TOP VIEW** 



#### NOTE:

- Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.



**BOTTOM VIEW** 

CVMDOL	Unit: Millimeter				
SYMBOL	MIN	TYP	MAX		
Α	1.45		1.75		
A1	0.1		0.25		
A2	1.35		1.55		
b	0.33		0.51		
С	0.17		0.25		
D	4.7		5.1		
Е	5.8		6.2		
E1	3.8		4.0		
е	1.27BSC				
L	0.4		1.27		
Θ	0°		8°		



# TAPE AND REEL INFORMATION

